

**IN THE SPECIFICATION**

Please amend Paragraph [256] as follows:

[256] If the functional ORDER is set to a value comprised between “1” and “3” (step 559), the Verilog calls to functional test cases with a corresponding signal value or values changing (1, 2 or 3) are generated at step 561, in accordance algorithm 562, and the flow jumps to step 563.